A prototype for the upgraded readout electronics of TileCal
2012 (English)In: Journal of Instrumentation, ISSN 1748-0221, Vol. 7, C02006Article in journal (Refereed) Published
Upgrade plans for the ATLAS hadronic tile calorimeter (TileCal) at the LHC include full granularity readout to the 1st level trigger. R&D activities at different laboratories target different parts of the upgraded system. We are developing a possible implementation of the future readout electronics to be included in a full functional demonstrator. This must be capable of adapting to each of the three different front-end alternatives being considered. Prototypes of the two PCBs that will be in charge of digitization, control and communication have been developed. The design is redundant and uses FPGAs with fault tolerant firmware for control and protocol conversion. Communication and clock synchronization between on and offdetector electronics is implemented via high speed optical links using the GBT protocol.
Place, publisher, year, edition, pages
2012. Vol. 7, C02006
Analogue electronic circuits, Front-end electronics for detector readout, Digital electronic circuits
Research subject Physics
IdentifiersURN: urn:nbn:se:su:diva-80134DOI: 10.1088/1748-0221/7/02/C02006ISI: 000303940900006OAI: oai:DiVA.org:su-80134DiVA: diva2:553178